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(57) ABSTRACT 
The present invention discloses a new family of switching 
amplifier classes called “class EIF amplifiers.” These ampli- 
fiers are generally characterized by their use of the zero- 
voltage-switching (ZVS) phase correction technique to 
eliminate of the loss normally associated with the inherent 
capacitance of the switching device as utilized in class-E 
amplifiers, together with a load network for improved volt- 
age and current wave-shaping by presenting class-F-l 
impedances at selected overtones and class-E impedances at 
the remaining overtones. The present invention discloses a 
several topologies and specific circuit implementations for 
achieving such performance. 
19 Claims, 11 Drawing Sheets 
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CLASS E/F SWITCHING POWER 
AMPLIFIERS 
CROSS-REFERENCE TO RELATED 
device is powered by a dc power supply 3, and has an output 
connected to the input of the load network 7. The output of 
the load network 7 is connected to the load 8, such as an 
antenna. As the switch 5 is cyclically operated at the desired 
APPLICATIONS 5 output frequency, or fundamental frequency, f,, the do 
energy is converted into ac energy at this switching fre- 
This application is a continuation application of Ser. No. quency and its harmonics, The load network may employ 
09/974,557, EE Switching Power Amp1ifiers,” one or filters to control the power dissipation caused by 
Oct. 9,2001, now u.s. Pat. No. 6,724,255 to which priority switching action (i,e, the ofthe device), reduce the 
for the present and which is hereby level of the harmonic overtones at the load, and/or provide 
by reference for purposes, and hen- impedance transformation, The design of the load network 
is 
determines the behavior of the voltage and currents in the 
switching amplifier 6, and thus the class of operation by 
which the amplifier is denoted, 
Realizing highly efficient switching operation at high 
The U.S. Government may have certain rights in this frequencies, however, has been challenging due to finite 
invention Pursuant to ARO-ARMY RESEARCH OFFICE switching times in the active device and package parasitic 
Grant no. DAAG.55-97-1-0254 and additionally was made impedances. Nonetheless, among the known types of power 
subject to the Provisions of public Law 96-512 ( u . s . c  202) 20 efficient amplification at high operating frequencies, osten- 
in which the Contractor has elected to retain title. sibly the most appropriate known types are class E and F 
efit of Ser. No. 601239,473, Oct. 10, 2000. 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
1s 
in the performance of work under a NASA contract, and is amplifiers, when an application requires highly power- 
BACKGROUND OF THE INVENTION 
amplifiers. 
Class E Amplifiers 
1. Field of the Invention The class- E amplifier achieves high efficiency at high 
The present invention relates to high efficiency power zs frequencies by essentially eliminating the dominant cause of 
the switching power dissipation that occurs in other types of 
capacitive discharge. In virtually every switching-mode 
power amplifier, a capacitance, C,, shunts the power switch. 
30 At a minimum, this capacitance is the inherent parasitic 2. Description of the Related Art 
Power amp1ifiers are in different cat- capacitance, C,,,, of the circuit components (transistor) and 
fundamental characteristics, which relate to circuit topology other types of switching amplifi- 
advantages and disadvantages in their  Operating 35 is typically undesirable. The reason is that if the switch is 
amplifiers and 
F (class F1) power amplifiers. 
particularly to a new class of switching 
power amplifiers that is a hybrid of class E and inverse class switching amp1ifiers, the loss associated with 
egories such as A, 
and principle Of Operation. Each 
characteristics, such as linearity, power efficiency, 
bandwidth, frequency response, etc.9 and is chosen accord- 
B, c ,  D, E, F, s, etc. based on their wiring; the circuit designer might intentionally wish to add 
ers (other than the Class E amplifier), this shunt capacitance 
turned on when the voltage across the switch and its shunt 
capacitance is nonzero, the energy stored in the charged 
additional capacitance, 
presents 
ing to the application requirements. capacitance will be dissipated as heat; the energy is C,V2/2, 
More Particularly, RF Power amplification can be realized where C, is the capacitance shunting the switch and V is the 
using active devices (i.e. transistors, vacuum tubes), that 40 voltage across the switch (and hence across the capacitance) 
function as linear amplifiers, switching amplifiers or as a when the switch is turned on, If the switching frequency is 
combination of both. Since h e a r  amplifiers (e.g. classes A f,, the power dissipation is c,v2 f,/2. Note that the power 
and B) are relatively inefficient at producing radio frequency dissipation is directly proportional to the switching fie- 
(RF) output from an applied signal and direct current (DC) quency. Thus, for a high-frequency power amplifier, this 
SUPPlY Power, operating an active device as a linear ampli- 45 power dissipation can become a severe drawback, often 
fier is not an ideal solution for power amplifier applications becoming the dominant power loss mechanism, Moreover, 
requiring high efficiencies. Rather, designing the active while the switch is discharging this capacitor, the switch is 
device to operate as a switch is preferred because this mode subjected to both the capacitor voltage and the discharge 
of operation causes the device to be in a saturated or cut-off current, simultaneously, If the simultaneous voltage and 
condition most of the time and therefore dissipates relatively 50 current are large enough, they can cause destructive failure 
little Power by keeping the device out of the much lossier and/or performance degradation of the power transistor. 
active region. In many applications, such as portable com- These difficulties can be avoided by ensuring Zero- 
munication devices (e+? cell Phones) and high-Power indus- Voltage-Switching (ZVS) operation, i.e. demanding that the 
trial generators (e.g. Plasma drivers and broadcast voltage across the switch be substantially zero when the 
transmitters), where low Power consumption and low dis- ss switch is turned on. This feature of the class-E amplifier 
sipation are crucial, high efficiency switching amplifiers are allows this class to readily accommodate the switching 
an attractive solution due to the Performance and cost device output capacitance without seriously degrading per- 
advantages they allow. formance by using this capacitance in the load network and 
FIG. 1 simplified block diagram of a generic switching designing the load network so that the capacitor voltage is 
power amplifier 6 designed into a conventional RF trans- 60 zero at just before the device turn-on. 
mission system 1. The system includes a driver 4, the power In addition to the problems with turning on the switch, 
amplifier 6, comprising a switch 5 and load network 7, and switching off (opening) a power switch inherently subjects 
a load 8. The input signal 2 to be amplified is input to the it to simultaneous high voltage and high current (hence 
driver stage 4, which controls the active device 5 in the further power dissipation and device stress). Fortunately, 
amplifier. The active device acts substantially as a switch 65 unlike the turn-on loss, this loss mechanism can be made 
when appropriately driven by the driver and thus is repre- arbitrarily small by choosing a faster device or increasing 
sented as a single-pole, single throw switch. The active the device drive level sufficiently so as to reduce the device 
US 6,784,732 B2 
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turn-off time. Although it is possible to design a switching These odd harmonic voltages sum with the fundamental 
amplifier to achieve ZCS (zero-current switched) operation, frequency output voltage to effectively flatten the output 
wherein the device current is zero just before the transistor voltage waveform. This results in a combination of higher 
switches off thereby eliminating turn-off loss, it is believed efficiency and higher power output. Additionally, resonant 
to be impossible to achieve ZVS and ZCS conditions s circuits are provided at all even harmonics up to the Nth 
simultaneously. While the turn-off loss can be reduced by harmonic to short circuit the active device at these 
other means, the turn-on loss is dependent only on the frequencies, thereby allowing the current waveform to 
switching voltage and the capacitance, C,, which cannot be approximate a half-sinusoid, further increasing the effi- 
reduced arbitrarily as it is an inherent property of the active ciency without any decrease in output power. A high Q filter 
device. Therefore, ZVS switching has been found to be the i o  circuit is tuned to the fundamental frequency to reject 
most appropriate for high-efficiency operation using modem harmonics at the load and yield a sinusoidal output signal. In 
high-speed devices. By properly choosing the relative values this configuration, the device's inherent parasitic capaci- 
of the circuit components (including the switch capacitance tance must be kept small in order to avoid shorting the high 
C,, the load resistance R,, and load inductance L,), class E impedance presented by the resonant circuit at the odd 
therefore allows for ZVS switching to reduce switching loss is harmonics. Although this problem can be somewhat mini- 
using a very simple circuit. mized by resonating this capacitance with the load network, 
Thus, with relatively simple circuit topology, class E this technique further increases the complexity of the net- 
operation achieves low power dissipation and low device work. Additionally, if the active device is to be driven very 
stress by (a) incorporating the switch shunt capacitance as hard so that it switches very quickly, a large number of 
aart of a network. allowinn its detrimental effects to be 20 harmonics must be tuned in order to achieve the benefit of a 
accounted for and minimized and (b) using a resonant load 
network whose transient response after the switch turn-off 
brings the switch voltage back to zero (or nearly zero) at the 
time the switch will next be turned on. A schematic of a 
typical class E amplifier circuit is shown in the simplified 
diagram of FIG. 2. The power amplifier 10 includes a 
switching device 12 and a load network 20. DC power is 
supplied to the device 12 via a choke 14. The network 
includes a simple filter 24 which is connected in series to an 
RL load, represented by L, 26, and R, 28, respectively. As 
a class E device, the filter acts as a short circuit at the 
fundamental frequency, and an open circuit at all harmonics. 
The inherent shunt capacitance, C,,,, of the active device 12 
(e.g. between the anode and cathode of a three terminal 
transistor) is incorporated into the network as all or part of 
capacitor C, 22 which may include additional capacitance 
added by the designer. Thus, the impedance looking into the 
load network, Z,, is: at f,, Z,=(R,+jw,L,) 1 1  (l/jw,C,) 
which if properly designed is a substantially inductive load 
(i.e. a load consisting of both a resistance and an 
inductance), i.e. Zifi=RefljwoLef, and at all harmonic 
overtones, Z,=l/jwC,. The inductance of the fundamental 
frequency load, when properly sized relative to the capaci- 
tance C, and the effective load resistance R e ,  performs a 
phase correction of the fundamental frequency harmonic 
components, allowing the ZVS operation to be achieved. 
Class F and F-l Amplifiers 
Class F is another well-known class of switching mode 
amplifiers. The class F amplifier derives its improved effi- 
ciency by using a multiple resonator load network to control 
class F operation. As a consequence of these limitations, 
class F is normally used only in applications where the 
transistor speed is relatively slow compared to the frequency 
of operation and using relatively small (i.e. low capacitance) 
zs devices, so that only a few harmonics need be tuned and so 
that the effect of the capacitance is small. 
A variation to the conventional class F amplifier is to 
invert the impedances at the harmonic overtones. Thus, the 
load network is designed to yield open circuit impedances at 
30 every even harmonic up to the Nth harmonic and short circuit 
impedances at every odd harmonic. up to the Nth harmonic. 
Such an amplifier is called the inverse class-F, or class F-l 
amplifier and one implementation is shown schematically in 
FIG. 3. In particular, this class F-l amplifier 40 includes a 
3s switching device 42 and load network 50 that comprises a 
filter 46 in series with the output of the switch and the 
resistive load 52 and a second filter 48 in parallel with the 
load 52. The series filter 46 presents relatively open circuit 
impedances for even harmonics and short circuit imped- 
40 ances for all other harmonics. The parallel filter 48 presents 
relatively short circuit impedances for all odd harmonics and 
open circuit impedances otherwise. Thus, the impedance 
looking into the load network, Z,, is: at f,, Z,=R,; at all 
even harmonics Zifi=m (open); and at all odd harmonics 
4s Z,=O (short). This amplifier class has many of the benefits 
of class F, and additionally has the property of near-ZVS 
operation, although this quality is difficult to achieve in the 
presence of a large parasitic device capacitance C,,,. 
Although class F-l has been largely ignored for many years, 
SO several recent works have shown that this class of operation 
the harmonic content of the active device's output voltage compares favorably to class F using modem solid-state 
and/or current waveforms. In realizing a class F circuit, the devices. 
active device operates primarily as a switch and the load When class E and F power amplifier performances are 
network, generally, is designed to yield short-circuit imped- compared, a significant advantage of a class E amplifier over 
ances at even harmonics of the fundamental frequency and ss a class F amplifier is its circuit topology, which incorporates 
to yield open-circuit impedances at odd harmonics of the the switching device output parasitic capacitance as part of 
fundamental frequency. its circuit. Thus, class E amplifiers do not lose power 
Efficient operation of a class F amplifier is realized when efficiency due to the charging and discharging of this para- 
the output voltage of the active device (transistor) is driven sitic capacitor as can occur in amplifier classes such as class 
rapidly from saturation (low resistance) to cutoff (high 60 F and class F-l which do not account for the capacitor's 
resistance) voltage. In operation, the combination of the effect, nor do they require elaborate resonant circuits to 
active device and the output network produces a half sine reduce the effect of this capacitance. In addition, as seen 
wave current when the device is saturated. A high Q resonant above, the class E design is relatively simple, consisting of 
circuit for all odd harmonics up to the Nth harmonic, often just a few components (at least one less filter than in the class 
consisting of several parallel LC filters, makes possible odd 65 F design). Unlike class F and F-l designs, the class E design 
harmonic components in the output voltage by providing receives the full promised benefits of its operating class with 
high impedances to the active device at these frequencies. this simple circuit, whereas the class F and F-l approaches 
US 6,784,732 B2 
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must incorporate increasingly larger numbers of circuit 
elements in order to approach the ideal class F performance. 
On the other hand, due to its anode (i.e., transistor drain or 
collector) voltage and current wave formats, class F ampli- 
fiers deliver significantly higher power and promise higher 
power-efficiency than class E amplifiers when they are using 
the same transistor under the same supply conditions. To 
gain this advantage, class F and F-' circuits can be quite 
complex and can use many more components than class E 
devices. 
Thus, it would be highly desirable to have a power 
amplifier capable of very efficiently providing high power at 
high frequencies and that incorporates some the best features 
of both class E and class F amplifiers. 
SUMMARY OF THE INVENTION 
The present invention, which addresses these needs, 
resides in a high efficiency switching power amplifier for 
amplifying a high frequency input signal having at least one 
fundamental frequency, and that is adapted to drive a load. 
The amplifier includes a high-speed active device and a 
hybrid class E/F load network. The active device comprises 
a switching component that operates substantially as a 
switch and a parasitic capacitance, C,,,, in parallel with the 
switching component. The hybrid class EIF load network 
connected to the active device. 
In one embodiment, the hybrid class E/F load network is 
configured to present to the switching component of the 
active device, at all harmonic frequencies substantially 
present in at least one of the voltage and current waveforms 
of the active device, a substantially inductive load at each 
fundamental frequency, a substantially open circuit at a 
predetermined number, NE, of even harmonic overtones for 
each fundamental frequency up to an Nth harmonic, a 
substantially short circuit at a predetermined number, No, of 
odd harmonic overtones for each fundamental frequency up 
to an Nth harmonic, and a substantially capacitive impedance 
load at the remaining harmonic overtones, up to an Nth 
harmonic. In this embodiment, N 2 3  and 1<NE+N,SN-2. 
Thus, the amplifier has some characteristics of both a class 
E and class F amplifier. In a more specific example, if NE=l, 
then N,>O. 
More specifically, the load network includes a two port 
filter network having an input port and an output port, the 
input port being connected to the active device in parallel 
with the parasitic output capacitance C,,,, and the output 
port being connected to the load. The load network may also 
be configured to provide wideband tuning of an input signal 
having a fundamental frequency range from fl to fz, where 
In another broad implementation of the present invention, 
the hybrid class E/F load network connected to the active 
device is configured to present to the active device a 
substantially inductive load at the fundamental frequency of 
operation, a substantially open circuit at a predetermined 
number of even harmonic overtones of the fundamental 
frequency, a substantially short circuit at a predetermined 
number of odd harmonic overtones of the fundamental 
frequency, and a substantially capacitive impedance load at 
the remaining harmonic overtones. 
In yet another implementation of the present invention, 
the hybrid class E/F load network is configured to present to 
the switching component, at all harmonic frequencies that 
are substantially present in at least one of the voltage and 
current waveforms of the active device, a substantially 
inductive load at each fundamental frequency of operation 
fz<3 fl. 
6 
that results in substantially zero-voltage-switching (ZVS) 
operation of the active device, impedances substantially 
larger in magnitude than lI(2xfCJ a at a predetermined 
number, NE, of even harmonic overtones of each fundamen- 
5 tal frequency, impedances substantially smaller in magni- 
tude than lI(2xfCJ at a predetermined number, No, of odd 
harmonic overtones of each fundamental frequency, and an 
impedance substantially equal to l/joC, at the remaining 
harmonic overtones of each fundamental frequency. 
CS=Cou,+Cadded, where Ca,,,20, and NE20, N,2O, and 
the total number of tuned harmonic overtones, NE+N,, is at 
least one and less than the total number of harmonic over- 
tone frequencies substantially present in the active device's 
at least one of voltage and current waveforms. Since the 
15 network need not operate to provide substantially open and 
short circuits, as in the prior examples, the network can be 
simplified to a significant degree. 
In yet another implementation of the present invention, a 
multiple active device high efficiency switching power 
2o amplifier for amplifying a high frequency input signal 
having at least one fundamental frequency and adapted to 
drive a load, is disclosed. In this case, a first high-speed 
active device having a parasitic output capacitance, Coutl 
and adapted to operate substantially as a switch, and a 
25 second high speed active device having a parasitic output 
capacitance, COua and adapted to operate substantially as a 
switch, are provided together with a hybrid three-port class 
E/F load network. The network has a first port connected to 
the first active device, a second port connected to the second 
3o active device, and a third port connected to the load, such 
that when the first and second active devices are driven in a 
push-pull configuration, the network presents to the switch- 
ing component an effective input impedance that provides a 
substantially inductive load in series with the substantially 
35 resistive load at all fundamental frequencies; a substantially 
open circuit at one or more even harmonics for each fun- 
damental frequency up to an Nth harmonic, a substantially 
short circuit at one or more odd harmonics for each funda- 
mental frequency up to an Nth harmonic, and a substantially 
4o capacitive impedance load at the remaining harmonic 
overtones, up to an Nth harmonic. 
In a more detailed implementation of this push-pull 
amplifier, the amplifier further includes a transformer con- 
nected to the outputs of the two active devices and the load 
45 such that the load is dc isolated from the outputs of the two 
active devices via the transformer. 
In a detailed embodiment of one aspect of the present 
invention, a quasi-class E/F, high efficiency amplifier for 
amplifying an input signal having at least one fundamental 
50 frequency and adapted to drive a load is disclosed. This 
amplifier includes a high speed active device that comprises 
a switching component that operates substantially as a 
switch and a parasitic capacitance, C,,,, in parallel with the 
switching component and an LC parallel tank circuit that is 
5s resonant at the second harmonic of the fundamental fre- 
quency. The active device is connected in series to the load 
through the LC parallel tank circuit. 
A method of amplifying an RF signal with an active 
device switch is also disclosed. The method includes ampli- 
60 fying the signal with an active device that comprises a 
switching component that operates substantially as a switch 
and a parasitic capacitance, C,,,, in parallel with the switch- 
ing component. The method includes tuning the amplified 
signal to provide a substantially inductive load to the switch- 
65 ing component at the fundamental frequency, tuning the 
amplified signal to provide a substantially open circuit to the 
active device at selected even harmonic overtones, tuning 
US 6,784,732 B2 
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the amplified signal to provide a substantially short circuit to 
the active device at selected odd harmonic overtones; and 
providing substantially capacitive loading to the active 
device for the non-selected harmonic overtones. 
Several detailed implementations of the hybrid class EIF 
load network of the amplifier of the present invention are 
disclosed. In one embodiment, the network is configured to 
present to the switching component, at all harmonic fre- 
quencies substantially present in at least one of the voltage 
and current waveforms of the active device, a substantially 
inductive load at each fundamental frequency, a substan- 
tially open circuit at the 2", harmonic, and a substantially 
capacitive impedance load at the remaining harmonic 
overtones, up to an Nth harmonic, where N23.  
In an alternative implementation, the network is config- 
ured to present to the switching component, a substantially 
inductive load at each fundamental frequency; a substan- 
tially short circuit at the 3rd harmonic, and a substantially 
capacitive impedance load at the remaining harmonic 
overtones, up to an Nth harmonic, where N23.  
In a third detailed implementation, the hybrid class EIF 
load network is configured to present to the switching 
component a substantially inductive load at each fundamen- 
tal frequency, a substantially short circuit at the 3rd 
harmonic, a substantially open circuit at the 2", harmonic, 
and a substantially capacitive impedance load at the remain- 
ing harmonic overtones, up to an Nth harmonic, where N24.  
In a fourth detailed embodiment, the hybrid class E/F load 
network is configured to present to the switching component 
a substantially inductive load at each fundamental frequency 
a substantially open circuit at the 4th harmonic, and a 
substantially capacitive impedance load at the remaining 
harmonic overtones, up to an Nth harmonic, where N24.  
In a fifth detailed embodiment, the hybrid class EIF load 
network is configured to present to the switching component 
a substantially inductive load at each fundamental frequency 
a substantially open circuit at the 2", and 4th harmonics, and 
a substantially capacitive impedance load at the remaining 
harmonic overtones, up to an NM harmonic, where N24.  
In a sixth embodiment, the hybrid class E/F load network 
is configured to present to the switching component a 
substantially inductive load at each fundamental frequency 
a substantially short circuit at the 3rd harmonic, a substan- 
tially open circuit at the 4th harmonic, and a substantially 
capacitive impedance load at the remaining harmonic 
overtones, up to an Nth harmonic, where N24.  
In a seventh detailed embodiment, the hybrid class EIF 
load network is configured to present to the switching 
component a substantially inductive load at each fundamen- 
tal frequency a substantially short circuit at the 3rd harmonic, 
a substantially open circuit at the 2", and 4th harmonics, and 
a substantially capacitive impedance load at the remaining 
harmonic overtones, up to an Nth harmonic, where N25.  
In an eighth detailed embodiment, the hybrid class EIF 
load network is configured to present to the switching 
component a substantially inductive load at each fundamen- 
tal frequency; a substantially short circuit at all odd har- 
monic overtones up to an Nth harmonic, a substantially 
capacitive impedance load at the remaining harmonic 
overtones, up to an Nh harmonic, where N>5. 
In a ninth disclosed detailed embodiment, the hybrid class 
E/F load network is configured to present to the switching 
component a substantially inductive load at each fundamen- 
tal frequency a substantially short circuit at all odd harmonic 
overtones up to an Nth harmonic, a substantially open circuit 
at a predetermined number, NE, of even harmonic overtones 
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for each fundamental frequency up to an Nth harmonic, a 
substantially capacitive impedance load at the remaining 
harmonic overtones, up to an Nth harmonic, where N 2 5  and 
O<NE<(N-2)/2, 
Other features and advantages of the present invention 
will become apparent from the following detailed 
description, taken in conjunction with the accompanying 
drawings, which illustrate, by way of example, the prin- 
ciples of the invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a simplified block diagram of conventional RF 
power transmission system that incorporates a switching 
power-amplifier connected to a load; 
FIG. 2 is a conceptual block diagram of a conventional 
class E power amplifier circuit; 
FIG. 3 is a conceptual block diagram of a conventional 
class F1 power amplifier circuit; 
FIG. 4 is a conceptual block diagram showing one circuit 
topology of the novel class E/F power amplifier of the 
present invention; 
FIG. 4B is a schematic of one preferred implementation 
of a novel class EIF, amplifier using two resonators to 
accomplish the harmonic tuning; 
FIG. 4C is a schematic of one preferred implementation 
of a novel class E/F,, amplifier using two resonators to 
accomplish the harmonic tuning; 
FIG. 4D is a schematic of one preferred implementation 
of a novel class E/F,, amplifier using a dual-resonant filter 
to accomplish the harmonic tuning; 
FIG. 5 is a conceptual schematic of one preferred imple- 
mentation of the novel class E/F,,, amplifier of the present 
invention using a push-pull amplifier configuration; 
FIG. 6 is a conceptual schematic of an alternative design 
to the class E/F,,, push-pull amplifier circuit shown in FIG. 
5,  wherein the load is coupled to the circuit via a trans- 
former; 
FIG. 7 is a conceptual schematic of a class E/Fz,,,, 
push-pull amplifier which is an improvement to the circuit 
shown in FIG. 5,  wherein even harmonic tuning is included; 
FIG. 8 is a conceptual schematic a class to the class 
E/F,,,,, amplifier, which is yet another improvement push- 
pull amplifier circuit shown in FIG. 5, wherein second 
harmonic tuning is included; and 
FIG. 9 is a conceptual schematic of a novel quasi class E/F 
amplifier circuit designed according to the present invention. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
The present invention allows the achievement of higher 
performance than either the conventional class E or class F-l 
amplifiers by incorporating some of the best features of both 
in a single design. 
In general, the present invention employs the inductive- 
load phase correction technique of the class E amplifier to 
achieve ZVS switching conditions in the presence of a 
significant active device output capacitance, while simulta- 
neously allowing some of the harmonic tuning benefits of 
the class F-l amplifier. The invention allows the efficiency 
and output power of the active device to be improved by 
tuning some of the harmonics like a class-F-l amplifier (i.e. 
open-circuit for even harmonics, short-circuit for odd 
harmonics), while allowing the remaining un-tuned harmon- 
ics to be capacitive as in a class-E amplifier. Since the 
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un-tuned harmonics are capacitive, this tuning strategy at any number of pre-selected odd harmonic overtones 
allows the device capacitance to be easily incorporated into (Z,=O), and capacitive impedance to ground at the remain- 
the circuit as in class-E, and the circuit can remain relatively ing overtones (Z,,=l/joC,). 
simple since tuning circuits are required only for those Power amplifiers using this novel technique and topology 
harmonics tuned to open-circuit or short-circuit. Like 5 will be classified as class E/F amplifiers. As this topology 
class-E amplifiers, the amplifiers of the present invention covers of a family of amplifiers, specific implementations 
may approach 100% efficiency with a simple circuit con- may be denoted as class E/Fnl,n2,n3,eto wherein the various 
sisting of a finite number of elements, whereas class-F and subscripts are numbers denoting the harmonics for which the 
class-F-l designs can only approach 100% as the number of amplifier’s load network has class F-l impedances. For 
harmonics tuned approaches infinity. Additionally, the instance, class E/F , , ,  would describe an amplifier with a 
invention allows ZVS operation by tuning the fundamental load network presenting to the active device an inductive 
frequency to present an inductive load (i.e. a load consisting load at the fundamental, open circuit at the second harmonic, 
of both an inductance and a resistance) to the device, where short circuit at the third and fifth harmonics, and a capacitive 
the inductance and resistance are appropriately sized relative load for the remaining overtones. 
to the capacitance C, SO as to offset the capacitive effect of 1s The advantages of this new class of amplifiers are numer- 
the un-tuned harmonics and bring the voltage to zero just ous and may include: (a) higher efficiency and/or output 
before the switch closes each cycle. This inductance can be power when compared to a similar class E amplifier; (b) 
achieved by placing an appropriately-sized inductor in series reduced circuit complexity with comparable or better effi- 
with the load, but other solutions such as a shunt inductor or ciency and/or output power when compared to a similar 
transmission line segments may also be used and are thus 2o class F or class F-l amplifier; (c) reduced peak voltage 
within the scope of the present invention. relative to the DC voltage when compared to a similar class 
The topology of one such preferred embodiment is seen in E amplifier; (d) reduced peak current relative to the DC 
FIG. 4. The switching power amplifier 100 includes an current when compared to a similar class E amplifier, and (e) 
active device. The active device comprises a switching allows for the incorporation of the switch’s parasitic capaci- 
component 102 that operates substantially as a switch 2s tor into the circuit while simultaneously achieving zero 
(hereinafter the term “switch” will be used interchangeably voltage switching (ZVS), unlike a class F or class F--l 
with the term “switching component” to denote that portion amplifier. 
of the active device that operates substantially as a switch) Moreover, the number of even and odd harmonic over- 
and a parasitic capacitance, C,,,, in parallel with the switch- tones that are controlled may be adjusted. Realizing that 
ing component. It should be understood that in all of the 30 higher-order harmonics tend to have less effect on the 
following implementations of the present invention, the efficiency than the lower-order ones, and that the finite active 
impedances presented are with respect to the switching device switching speed will effectively reduce the genera- 
component of the active device and thus includes the inher- tion of higher-frequency harmonic components, the class 
ent parasitic capacitance of the device. Moreover, the term E/F switching power amplifier of the present invention may 
active device is to be understood in the broadest sense to 35 include a switching device connected to the output circuit 
include any appropriate three terminal active device such as presenting an inductive load at the fundamental frequency, 
a FET or CMOS transistor. an open circuit at selected even harmonic overtones up to 
The device is connected to an output circuit load network Nth harmonic, shorts to ground at selected odd harmonic 
110. The network includes an even harmonic filter 108 in overtones up to Nth harmonic, and capacitive loads at the 
series with a “negative capacitance” filter 107, which are in 40 remaining overtones up to the Nth harmonic. The imped- 
parallel with the switch 102 and the shunt capacitance, ances of the output circuit above Nth harmonic may be any 
denoted as C,, 106 (which may equal C,,,, the switch’s impedance where N is a number equal to or greater than 3. 
inherent capacitance or may be C,,,+added capacitance), an It should be understood that the advantages of the present 
odd harmonic filter 111 also in parallel with the switch, a invention are measured relative to the performance charac- 
fundamental frequency filter 112 in series with the output of 45 teristics of conventional class E and class F (and/or F-1) 
the switch and the load and added inductance LL 114 in power amplifiers. Although the performance is generally 
series with the primarily resistive load 116. The even har- best when tuned-harmonics have been completely short- 
monic filter 108 presents a substantially short circuit at circuited or open-circuited, this condition is not usually 
selected even harmonics and an open otherwise. Thus, at possible to achieve in practice and the designer must be 
these harmonics the “negative capacitance” filter 107, hav- 50 content with reducing or increasing the magnitude of the 
ing an impedance -l/joC, at these harmonics is in parallel impedance as much as possible respectively. Thus, the 
with the shunt capacitance C, 106 with an impedance present invention broadly contemplates load networks that 
l/joC,, and so the combined impedance of these two present impedances other than those described in connection 
elements is substantially equal to an open-circuit. The odd with FIG. 4. Thus, for example, the filters 108,110 and 112 
harmonic filter 111 presents a short circuit at the selected odd ss of FIG. 4 may be designed to present (a) impedances larger 
harmonics and an open otherwise, short-circuiting the active than those presented by class E amplifiers at selected even 
device at these harmonics. The series fundamental fre- harmonic overtones (Z,>l/joC,) (but not necessarily 
quency filter 112 presents to the switch a short circuit at the infinite), (b) impedances that are smaller than those pre- 
fundamental frequency and an open circuit otherwise. The sented by class E amplifiers (Z,<l/joC,) at selected odd 
phase-control inductance, denoted as inductor LL 114, is 60 harmonic overtones (Zin), and class-E-like capacitive 
placed in series with the resistive load, denoted as resistor RL impedances (Zi,-l/joC,) at the remaining overtones. Again, 
116. the resistance and inductance of the inductive load at the 
Taken together, as seen in FIG. 4, this network thus fundamental frequency are selected so as to achieve ZVS 
presents a substantially inductive load at the fundamental switching conditions. Such amplifiers may be classified as 
frequency (Z,=RL+jo,LL) 1 1  (l/jo,C,)=R,~jo,L,, a sub- 65 “quasi-class E,”’ power amplifiers. It should be understood 
stantially open circuit at any number of pre-selected even by those skilled in the art that these amplifiers can be easier 
harmonic overtones (Z,=m), a substantially short-to-ground to design and implement than their similar class E/F ampli- 
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fier counterparts shown in FIG. 4 as they can use fewer supply. The fundamental frequency filter, shunt capacitance 
components and lower quality components. They may even and load inductance are similar to the equivalent compo- 
provide better performance than "true" class B/F amplifiers nents in FIGS. 4B and 4C. 
for some applications, such as when design factors (e.g. Moreover, a very wide range of E/F designs can be 
available component sizes, low component quality factors, s accomplished using pushipull techniques. Due to the differ- 
etc.) other than the active device efficiency and output power ent symmetries of the even and odd harmonics of Pushipull 
are motivating the requirements of the load network. amplifiers, the pushipull approach can greatly simplify the 
selective tuning of even and odd harmonics. In one such 
Specific Implementations circuit, shown conceptually in FIG. 5,  the class EIF amplifier 
The novel circuit topology of the present invention may includes two switching devices 122,126 connected in a push 
be implemented in a variety of circuits. Single-active-device Pull configuration, each with a shunt capacitor 124, 128, 
designs such as shown in FIG. 4 can be used to implement respectively. Both an inductive load 130, represented by a 
E/F designs in a very straightfornard manner, F~~ instance, resistor 132 and inductor 134, and a resonant circuit 140 are 
to construct an amplifier, a circuit such as shown in connected between the switches. The filter 140 acts (a) to 
FIG, 4B may be employed, The circuit consists of the active 15 short-circuit the two switches together for all odd harmonic 
overtones, (b) as an open circuit at the fundamental, and (c) device 102' in parallel with a shunt capacitance C, 106', to has arbitrary impedances at the remaining overtones. To which are connected a series LC resonator 111' tuned to provide DC power, one or chokes 142, 144 may be 
short-circuit the third harmonic, and an inductive load, placed in such a way as to allow direct current into both 
through a second series LC resonator 112' tuned to resonate switches, 
at the fundamental frequency. The inductive load consists of 2o The design, operation, and performance of the circuit 
the load to be driven RL 116' and a phase-correction inductor shown in FIG, f o ~ ~ o w s  the principles of two class E/F 
LL 114'. A choke 104' Provides connection to the dc Power amplifiers connected in a push-pull configuration, each 
Supply. Thus the circuit satisfies the EE3 conditions by assisting the other in providing the appropriate harmonic 
providing to the switch a short-circuiting at the third tunings, Both switches are connected to the inductive load 
harmonic, an inductive load at the fundamental, and capaci- 25 130 at the fundamental frequency in classical push-pull 
tive impedances at the remaining harmonics. It should be fashion, making the impedance at this frequency on each 
understood that the capacitance C, may not be an explicit switch equal to one half that of this inductive load. The odd 
component added by the designer, but may consist partially harmonic overtones are short-circuited to each other through 
or entirely of the active device's parasitic output capaci- the filter, and therefore each is shorted to virtual ground due 
tance. Of course, many variations of this circuit are readily 30 to the symmetric nature of the push-pull amplifier. This can 
devised by one skilled in the art, such as combining the be easily seen since the odd harmonics voltages of a pushi 
inductance of the fundamental frequency resonator 112' and pull amplifier's active devices must be 180" out-of-phase, 
the phase-correction inductor, LL, 114' into one component, thus if each is shorted to the other then both must be zero. 
thereby reducing the component count. Similarly, the load and resonator are effectively removed 
FIG. 4C shows another example of a single-active-device 35 from the circuit at the even harmonic overtones due to 
design, in this case an E/F,,, implementation. This circuit differential symmetry considerations, leaving each active 
consists of the active device 102" connected to a capacitance device at these frequencies with a capacitive load consisting 
C,, and three resonant circuits. The first resonant circuit is a only of its shunt capacitance C,. This is because the even 
series LC filter 111" tuned to the third harmonic so as to harmonic voltages of a pushipull amplifier are in-phase, thus 
short-circuit the active device at this frequency. The second 40 the current through a differential load at these frequencies 
is also a series Lc resonator 113" tuned to the second must be zero and the differential load will have no effect on 
harmonic, which is connected to the active device in series the circuit for these harmonics. Thus, the circuit satisfies the 
with an inductor 115 with a value of 1/4oO2C,. This circuit conditions of class E/F amplification by providing short- 
will provide the active device with an open-circuit at the circuits to the switch at all odd harmonics, capacitive load at 
second harmonic by resonating with the capacitance c, at 45 all even harmonics, and inductive load at the fundamental. 
this frequency. The third circuit is a series LC resonator 112" TO denote that the amplifier has a load network supplying a 
tuned to the fundamental frequency, to which is connected class-F-' impedance of short-circuit to ground at all odd 
an inductive load consisting of an inductance LL 114" and harmonic overtones, the denotation class E/Fodd is 
the resistive load to be driven RL 116". A choke 104" suggested, where the odd subscript denotes that all odd 
provides connection to the dc power supply. Thus the circuit 50 harmonic overtones have been short-circuited. 
satisfies the E/F,,, conditions by open-circuiting the active This circuit topology may offer several advantages. Using 
device at the second harmonic, short-circuiting the active only a relatively small number of circuit components, this 
device at the third harmonic, providing an inductive load at amplifier may be constructed with performance similar to a 
the fundamental, and providing capacitive impedances at the single-ended class E/F amplifier requiring many more com- 
remaining harmonics. Again, it should be understood that 5s ponents. The number of components is independent of the 
the capacitance C, may not be an explicit component added number of the order of odd harmonic overtones being tuned. 
by the designer, but may consist partially or entirely of the A conventional single-ended implementation (i.e., a single- 
active device's parasitic output capacitance. device switching amplifier) requires a larger number of 
Such direct implementations as shown in the previous two tuned components proportional to the total number of the 
examples are not the only means to implement class E/F 60 overtones being controlled. 
amplifiers. For instance, FIG. 4D shows an alternate imple- Moreover, in narrow-band applications, the resonator may 
mentation for E/F,,, using a dual-resonant filter network 118 be constructed using a simple parallel-connected LC reso- 
to accomplish both second and third harmonic tunings. Such nator. Several advantages are provided using this simplified 
a filter can be implemented as shown in the figure using only design. First, in this case, only one component needs to be 
two inductors L, and L, and one capacitor, C,. This network 65 tuned to short ALL of the odd overtones. For single-ended 
also passes dc currents, and so it can also replace the choke solutions this would require tuning a number of components 
by placing it between the active device and the dc voltage proportional to the number of overtones being shorted. 
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Second, the loaded Q of the LC parallel resonant circuit a virtually unlimited number of specific class E/F networks. 
may be relatively low, even as low as one (although the However, for practical design considerations, the present 
third-harmonic in very low-Q cases is not very well shorted, invention specifically discloses several lower-order har- 
making this case a quasi-class E/F design). This permits the monic tuning networks. Specifically, these networks 
use of very low unloaded-Q inductors allowing the use of 5 includes those that present: (a) a substantially open circuit at 
this topology for applications like Si (silicon) substrate- the 2", harmonic; (b) a substantially short circuit at the 3rd 
based integrated circuits where any typical inductor presents harmonic, (c) a substantially short circuit at the 3rd harmonic 
a very low unloaded-Q of around 5, making the use of a low and a substantially open circuit at the 2", harmonic; (d) a 
loaded-Q filter a necessity. Aconventional approach using a substantially open circuit at the 4th harmonic; (e) a substan- 
class E or class F amplifier generally requires filters with tially open circuit at the znd and 4th harmonics; (e) a 
loaded Q of at least 3. substantially short circuit at the 3rd harmonic and a substan- 
Third, the series inductor in the load may be represented tially open circuit at the 4th harmonic; (0 a substantially short 
as an equivalent parallel inductor and incorporated into the circuit at the 3rd harmonic and a substantially open circuit at 
LC tank, reducing the number of components further. the 2", and 4th harmonics; (g) a substantially short circuit at 
In a variation to the circuit shown in FIG. 5, FIG. 6 shows 15 all odd harmonic overtones up to the Nth harmonic, where N 
yet another novel circuit topology of a power amplifier is greater than or equal to 5; and (h) a substantially short 
circuit 150 that implements the class E/F amplifier with two circuit at all odd harmonic overtones up to the Nth harmonic, 
switching devices 152, 156 connected in a push-pull a substantially open circuit at a predetermined number, NE, 
configuration, each with a shunt capacitor 154, 158, respec- of even harmonic overtones for each fundamental frequency 
tively. In particular, connected between the switches are both 2o up to an Nth harmonic, a substantially capacitive impedance 
the primary 170 of a transformer and a resonant circuit 160 load at the remaining harmonic overtones, up to an Nth 
which short-circuits the two switches together for all odd harmonic, where N 2 5  and O<NE5(N-2)12. It is thus under- 
harmonic overtones, presents an open circuit at the stood that many other networks and related circuits that tune 
fundamental, and has arbitrary impedances at the remaining other numbers of even and/or odd harmonics are within the 
overtones. Connected to the secondary 172 of the trans- 25 spirit and scope of the invention. 
former is an RL load 162. To provide DC potential, a choke In yet a further improvement, circuit size and losses of the 
174 (or more than one) is placed in such a way as to allow amplifier shown in FIG. 5 may be decreased by replacing the 
direct current into both switches. Several variations of this DC feed choke(s) with two inductors from the supply 
circuit will be recognized by those skilled in the art since the voltage to the respective switching devices. shown in 
load inductance 164 and the resonant circuit 160 may be 30 FIG. 8, if each inductor, 230 232, is made to resonate at the 
connected on either side of the transformer, primary 170 or second harmonic with the switching device's parallel 
secondary 172 circuit, after proper impedance transforma- capacitors C,, 124' and 128', respectively, the resulting class 
tion. Additionally, the load inductance may also be incor- E/F,,,,, amplifier benefits from decreased switch losses and 
porated into the resonator inductance. If desired, the para- possibly reduced losses due to the choke's series resistance. 
in the resonant circuit 170 and for the load inductance 164, wideband class E/F,,, switching amplifier may be con- 
transformer parasitics into the design. relative to the switch over a range of switching frequencies 
from f, to f2 where f2<3 f. The circuit consists of two 
follow exactly the principles of the class EIF,,, push-pull 40 switching devices connected in a push-pull configuration, 
amplifiers described above. In addition to all the advantages each with a shunt capacitor, as shown in FIG. 5 .  Between the 
described in the design shown in FIG. 5, in this design (a) switches are connected both a resistive load and a resonant 
the output load is DC isolated from the switching circuit and circuit which short-circuits the two switches together for all 
supply; (b) the output load may be connected in unbalanced frequencies greater than or equal to 3 f,, and approximates 
mode; and (c) the transformer turn ratio may be used to help 45 the required inductance to meet the ZVS requirement from 
match the switch output impedance to the load impedance. f, to f2. To provide DC potential, one or more chokes may 
In yet another embodiment, the present invention may use be placed in such a way as to allow direct current into both 
additional tuning circuits in parallel with each switch of the switches. Constructed in this way, the circuit works as 
circuits shown in FIGS. 5 and 6 so as to selectively open described in connection with FIG. 5 over the switching 
circuit a number of even harmonic overtones. FIG. 7 shows so frequency range from f, to f2. 
a schematic diagram of a circuit 180 for accomplishing this FIG. 9 shows a novel implementation of a quasi class E/F, 
as well as a possible implementation strategy. By placing amplifier consisting of a switch or transistor 300 with 
additional circuits 2101212 and 2201222 which supply a parallel capacitor 302. They are connected to the supply 
suitable inductive impedance in parallel with the switching through a choke 304. The switch or transistor is connected 
devices' 182 and 186 parallel capacitances 184 and 188, ss in series to the load 310 through an LC parallel resonant 
respectively, at various even harmonic overtones, the class circuit 306 at the second harmonic. A filtering circuit may be 
EF,, amplifier concept may be extended to allow also for added to avoid the higher order harmonic interference to the 
the open-circuiting of any number of even harmonics, pro- load, if the application requires it. After the component 
viding potential additional performance benefits. The deno- values are properly adjusted, this topology provides to the 
tation class E/F,,,,,, . . . is suggested for such amplifiers, 60 switch or transistor an inductive load at fundamental 
where the numerical subscripts identify the even harmonic frequency, capacitive load at second harmonic, low imped- 
overtones being open circuited. In addition to the benefits ance at third harmonic, and uncontrolled low impedances at 
described in relation to the circuits shown in FIGS. 5 and 6, higher order harmonics. This complies with requirements of 
this improvement offers increased efficiency over class quasi-class EIF amplifiers and offers several advantages. 
E/F,dd. 65 First, this modified quasi-class E/F circuit may be imple- 
It should be understood by those skilled in the art that as mented using a relatively small number of components. 
a new class of amplifiers, the present invention encompasses Second, there is only one tuned component in the circuit 
sitic inductances of the transformer may be used as elements 35 
reducing the part count and allowing for the incorporation of 
In yet another implementation of the present invention, a 
structed in such a way as to have class E/F,, impedances 
The design, operation, and performance of such amplifiers 
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compared to the conventional ZVS class F amplifiers. Third, 
the loaded Q of the LC parallel resonant circuit may be very 
low and may be as low as one. This permits the use of very 
low unloaded Q inductors allowing the use of this topology 
for applications like Si (silicon) substrate based integrated 
circuits where any typical inductor presents a very low Q 
around 5 .  A conventional approach using class E or class F 
amplifiers requires inductors with loaded Q of at least 3. 
Further, since the resonant tank is a parallel LC rather than 
the typical series LC found in class E amplifiers, the 
inductance needed is reduced considerably. This is attractive 
when the size of the inductor is the limiting factor in 
reducing amplifier size and weight. 
In yet another variation of the topology of the present 
invention, the class E/F amplifier of the present invention 
may be tuned to operate in a linear mode, such as class A, 
class AB, or class B at lower output power levels and E/F 
switching mode at higher output power levels. The output 
power and mode of operation may be varied by changing the 
input power and/or bias conditions. In this way, an amplifier 
may be constructed that has the high efficiency advantages 
of class E/F at the higher power levels while allowing the 
output power to be modulated or varied by changing drive 
conditions. 
Having thus described exemplary embodiments of the 
invention, it will be apparent that further alterations, 
modifications, and improvements will also occur to those 
skilled in the art. Further, it will be apparent that the 
presently-described circuit and devices are not limited to any 
particular type of switching active switching technology, 
material systems or for any particularly speed, frequency 
range, or power level of operation. Rather, a broad class of 
amplifier and associated topologies have been described. 
Actual implementation of circuits and component types and 
values will be apparent to those skilled in the art. 
Accordingly, the invention is defined only by the following 
claims. 
We claim: 
1. A switching power amplifier for amplifying a high 
frequency input signal having at least one fundamental 
frequency, one or more tuned harmonics, and one or more 
untuned harmonics, comprising: 
a high-speed active device that includes a switching 
component that operates substantially as a switch; and 
a load network connected to the active device, wherein the 
load network provides an open circuit for even tuned 
harmonies, a short circuit for odd tuned harmonics, and 
a capacitive load for the untuned harmonies. 
2. The switching power amplifier of claim 1 wherein the 
load network provides a substantially inductive load at each 
fundamental frequency. 
3. The switching power amplifier of claim 1 wherein the 
load network provides a substantially inductive load at each 
fundamental frequency, and the substantially inductive load 
is matched to the capacitive load. 
4. The switching power amplifier of claim 1 wherein the 
load network provides: 
a substantially inductive load at each fundamental fre- 
a substantially short circuit at a 3rd harmonic; and 
a substantially capacitive impedance load at the remaining 
harmonics, up to an Nth harmonic, where N23.  
5. The switching power amplifier of claim 1 wherein the 
a substantially inductive load at each fundamental 
quency; 
load network provides: 
frequency, 
16 
a substantially short circuit at a 3rd harmonic; 
a substantially open circuit at the 2"d harmonic; and 
a substantially capacitive impedance load at the remaining 
harmonics, up to an Nth harmonic, where N24.  
6. The switching power amplifier of claim 1 wherein the 
a substantially inductive load at each fundamental fre- 
a substantially open circuit at a 4th harmonic; and 
a substantially capacitive impedance load at the remaining 
harmonics, up to an Nth harmonic, where N24.  
7. The switching power amplifier of claim 1 wherein the 
a substantially inductive load at each fundamental fre- 
a substantially open circuit at a 2"d harmonic and a 4th 
a substantially capacitive impedance load at the remaining 
8. The switching power amplifier of claim 1 wherein the 
a substantially inductive load at each fundamental fre- 
a substantially short circuit at a 3rd harmonic; 
a substantially open circuit at a 4th harmonic; and 
a substantially capacitive impedance load at the remaining 
harmonics, up to an Nth harmonic, where N24.  
9. The switching power amplifier of claim 1, wherein the 
a substantially inductive load at each fundamental fre- 
a substantially open circuit at a 2"d harmonic; and 
a substantially capacitive impedance load at the remaining 
harmonics, up to an Nth harmonic, where N23.  
10. The switching power amplifier of claim 1, wherein the 
a substantially inductive load at each fundamental fre- 
a substantially short circuit at a 3rd harmonic; 
a substantially open circuit at a 2"d harmonic and a 4th 
a substantially capacitive impedance load at the remaining 
11. The switching power amplifier of claim 1, wherein the 
a substantially inductive load at each fundamental fre- 
a substantially short circuit at all odd harmonics up to an 
a substantially capacitive impedance load at the remaining 
12. The switching power amplifier of claim 1, wherein the 
a substantially inductive load at each fundamental fre- 
quency; 
a substantially short circuit at all odd harmonics up to an 
Nth harmonic; 
a substantially open circuit at a predetermined number, 
NE, of even harmonics for each fundamental frequency 
up to an Nth harmonic; and 
a substantially capacitive impedance load at the remaining 
harmonics, up to an Nth harmonic, where N 2 5  and 
O<NE5(N-2)/2. 
load network provides: 
quency; 
load network provides: 
IS 
quency; 
harmonic; and 
harmonics, up to an Nth harmonic, where N24.  2o 
load network provides: 
quency; 
2s 
30 
load network provides: 
quency; 
3s 
load network provides: 
40 quency; 
harmonic; and 
harmonics, up to an Nth harmonic, where N25.  
4s 
load network provides: 
50 quency; 
Nth harmonic; and 
harmonics, up to an Nth harmonic, where N25.  ss 
load network provides: 
6o 
65 
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13. A switching power amplifier for amplifying a high 16. The amplifier of claim 13, wherein the load network 
frequency input signal having at least one fundamental includes a two port filter network having an input port and 
frequency, comprising: an output port, the input port being connected to the active 
a high-speed active device that includes a switching device and the output port being connected to the load. 
component; and 17. A method of amplifying an RF signal with a high 
a load network connected to the active device, wherein the speed active device, comprising: 
load network presents to the switching component, at tuning a load network connected to the active device so as 
all harmonic frequencies substantially present in at to provide a substantially open circuit to the active 
least one of the voltage and current waveforms of the device at selected even harmonics NE; 
tuning the load network signal to provide a substantially active device, a substantially inductive load at each fundamental short circuit to the active device at selected odd har- frequency; monics No; and a substantially open circuit at a predetermined number, 
NE, of even harmonic overtones for each fundamen- providing substantially capacitive loading to the active 
tal frequency, device for non-selected harmonics. 
a substantially short circuit at a predetermined number, 18. The method of claim 17 further comprising tuning the 
No, of odd harmonic overtones for each fundamental load network to provide a substantially inductive load to the 
frequency, and active device at the fundamental frequency. 
a substantially capacitive impedance load at a prede- 19. The method of claim 17 wherein NE20, N,2O, and 
termined number of remaining harmonic overtones. 2o the total number of tuned harmonic overtones, NE+N,, is at 
14. The amplifier of claim 13, wherein N 2 3  and lSNE+ least one and less than the total number of harmonic fre- 
15. The amplifier of claim 13, wherein if NE=l, then 
5 
N0SN-2. quencies substantially present. 
N,>O. * * * * *  
